A New Module of the Switchcraft Tool to Incorporate Delay and Power Consumption Estimation
نویسندگان
چکیده
This work describes the development of a module for delay and power estimation of complex CMOS gates to be integrated with a cell creator tool. The use of analytical models allows fast and accurate estimation of delay power without expensive electrical simulations. The main challenges on developing such module are discussed. The model is still under development.
منابع مشابه
ضرب‌کننده و ضرب‌جمع‌کننده پیمانه 2n+1 برای پردازنده سیگنال دیجیتال
Nowadays, digital signal processors (DSPs) are appropriate choices for real-time image and video processing in embedded multimedia applications not only due to their superior signal processing performance, but also of the high levels of integration and very low-power consumption. Filtering which consists of multiple addition and multiplication operations, is one of the most fundamental operatio...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملAn ultra low power wake-up signal decoder for wireless nodes activation in Internet of Things technology
This paper proposes a new structure for digital address decoders based on flip-flops with application in wake-up signal generators of wireless networks nodes. Such nodes equipped with this device can be utilized in Internet of Things applications where the nodes are dependent on environment energy harvesting to survive for a long time. Different parts in these wireless nodes should have an e...
متن کاملHierarchal Grouping Strategy with Adaptive Power Tuning in ZigBee Wireless Sensor Networks
Designing wireless sensor networks should meet appropriate parameters such as quality of service (QoS) defined by different users. The variable physical conditions of the environment, processing and transmission power limitations and limited communication capabilities are the most important obstacles that influence QoS parameters such as throughput, delay, reliability and network lifetime. The ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012